1+ months

Senior Asic Design Engineer

Cisco Systems Inc.
San Jose, CA 95113
Apply Now
Apply on the Company Site

Responsibilities :
                  Participate in the development of high-performance ASICs from specification to tape-out, including RTL, 

                    synthesis, physical design, and timing closure
                  Maintain and enhance existing designs using Verilog/SystemVerilog
                  Participate in the Implementation of new designs using Verilog/SystemVerilog
                  Triage and troubleshoot failures down to the root cause
                  Actively work with the verification team to deliver ASICs with high quality
                  Actively work with the physical design team to resolve implementation and timing issues
                  Develop tests and debug ASICs in the emulation
                  Perform diagnostics and tests for ASICs in the lab

Education and Experience Required :
                  Bachelors or Masters degree in Electrical Engineering.
                  10+ years of ASIC design experience.

                  Strong experience with Synthesis, Timing/Power Analysis.


Preferred Qualifications :

                  Experience in design of controllers for high speed interfaces like PCIE, Ethernet.

                  Strong understanding of PCIE standard with implementation experience on Transaction Layer, Data Link Layer 

                    and/or logical physical layer including PCS.

                  Strong understanding of PIPE interface requirements.

                  Hands on experience in Design Verification and/or physical design is a plus.

                 Familiarity with high performance and low power design techniques.

Knowledge and Skills :
                  Excellent Verilog, System Verilog programming and debugging skills.
                  Scripting experience (Python, Perl, TCL, shell programming).
                  Proficient in synthesis constraints.
                  Ability to write and debug test.
                  Ability to debug system-wide issues.
                  Good written and verbal communication skills.
                  Collaborative and team-focused with the drive to learn and grow.

Posted: 2020-12-21 Expires: 2021-06-28
Sponsored by:
ADP Logo

Before you go...

Our free job seeker tools include alerts for new jobs, saving your favorites, optimized job matching, and more! Just enter your email below.

Share this job:

Senior Asic Design Engineer

Cisco Systems Inc.
San Jose, CA 95113
Facebook Share
Copy Job URL

Join us to start saving your Favorite Jobs!

Sign In Create Account
Powered ByCareerCast